ABSTRACT This paper describes the data acquisition system planned for the SLD detector, which is being constructed for use with the SLAC Linear Collider (SLC). Analog electronics, heavily incorporating hybrid and custom VLSI circuitry, is mounted on the detector itself. Extensive use is made of multiplexing through optical fibers to a FASTBUS readout system. The low repetition rate of the SLC allows a relatively simple softwarebased trigger. Hardware and software processors within the acquisition modules are used to reduce the large volume of data per event and to calibrate the electronics. A farm of microprocessors is used for full reconstruction of a sample of events prior to transmission to the host.
INTRODUCTION
The SLD1 is a large solenoidal detector being constructed for use with the SLAC Linear Collider (SLC), and is expected to begin operation in 1989. The detector will be used to study e+e-collisions at energies up to 100 GeV, and is being designed to give 97% of full solid angle coverage with good tracking resolution, particle identification, and electromagnetic and hadronic calorimetry. A schematic cross section of one quadrant of the detector is shown in Fig. 1 The iron calorimeter uses streamer tubes with approximately 10 ,000 channels of pad analog readouts, and 100,000 channels of strip digital readouts. * A tungsten calorimeter containing 1280 channels of silicon detector readout at small polar angles for luminosity measurement. The data acquisition system exploits the low 180 Hz repetition rate of the SLC. During the synchronous 5 The FASTBUS acquisition system is shown schematically in Fig. 2 . The lowest level contains the data acquisition modules briefly described above and which will be described in more detail in the following sections. The second level contains the trigger system, which will be discussed in section 7. As will be discussed in section 8, the third level contains a "farm" of approximately 12 the resulting sum from that of the previous pixel to remove the integration effect of the capacitor. These digitized signals are passed to a module which, working on several rows of data in a fast memory, applies thresholds and defines clusters of hit pixels. Addresses and pulse heights for these pixels are saved in memory for processing by the microprocessor.
The CCD chips have been used successfully in an experiment at CERN,4 and the front-end timing and preamplifiers for SLD have been designed and tested. The design of the FASTBUS modules is only beginning. 4 
. WAVEFORM SAMPLING SYSTEMS
A. DETECTOR ELECTRONICS A block diagram of the drift chamber electronics is shown in Fig. 4 . Both the drift chamber and Cerenkov systems use drift time and charge division of hit wires to provide three coordinate readout. To combine the functions of time digitization and charge integration, and to maintain multi-hit resolution, the full waveform over the maximum drift time is stored in Analog Memory Units (AMU).5 These custom VLSI integrated circuits contain 256 sample and hold circuits, with noise performance corresponding to an 11-bit dynamic range, and associated input and output multiplexing to allow input sampling at rates up to 200 MHz and analog readout at a rate of 700 KHz. In the case of the drift chamber, data are interleaved onto two AMUs to provide a total of 512 samples ("time buckets") per channel. 16 AMU chips are packaged together with associated clocking logic on a single hybrid circuit.
The AMU chips have been tested and their full production is complete. The hybrid design is complete and samples are currently under test. Fig. 5 shows waveform data (after calibration) obtained in a test beam using a prototype drift chamber and a prototype AMU hybrid packaged in a CAMAC module. 6 In addition to the AMUs, the drift chamber signals are passed through an analog comparator to a serial shift-register latch implemented in a gate array. This information can be read out between beam crossings and is used in forming the trigger decision, whereas the AMUs are read out only for triggered events. 
. FASTBUS configuration
Eight channels of drift chamber preamplifiers, comparatorlatches and pulse calibration circuitry are packaged in a second hybrid circuit. The design of this hybrid is complete and samples are currently being tested. A similar system without latches and using different preamplifiers for the CRID system is currently being designed.
To minimize power dissipation, power to the preamplifiers and input AMU section is pulsed during each beam crossing to provide a duty cycle of less than 10%. Power to the output section of the AMU is applied only during event readout. During event readout eight AMU hybrids (64 wires, 128 AMUs, 32,768 time buckets) are multiplexed onto an analog optical fiber at 1.6 /4sec per time bucket. This results in a total readout time of 52 msec.
B. FIBER-OPTIC RECEIVER BOARD
A fiber optic receiver board mounted on the FASTBUS auxiliary backplane receives analog data from eight optical fibers. The multiplexed analog data from the AMU system are digitized by a sample and hold circuit followed by a 12-bit ADC. Data from opposite ends of each wire are brought out on two separate optical fibers to the same receiver board. To provide for common processing of the two wire ends, as well as to provide further multiplexing, data from corresponding fibers are interlaced to a single holding register on the receiver board. Thus the output data rate is doubled and the number of output channels is halved.
The receiver board is currently under test, and is described in more detail in a separate paper submitted to this conference.7
C. WAVEFORM SAMPLING MODULE (WSM)
The four output channels of the receiver board go to a four-channel FASTBUS Waveform Sampling Module, shown schematically in Fig. 6 Fig. 7 .
In order to utilize the intrinsic 11-bit resolution of the AMUs, each of the individual sample and hold circuits in the AMUs must be calibrated, including corrections for non-linearity. The correction scheme adopted is to store a 5-or 9-point calibration curve for each time bucket of each channel in a large calibration memory. The most significant bits of the ADC reading are used to select the appropriate two points, or segment, of the calibration curve. The DCU then uses the least significant bits of the ADC reading to perform a linear interpolation between the two calibration points.
A second stage of the DCU, used only for waveform processing, employs threshold logic to suppress empty channel data (i.e. data with nominally zero value), as shown in Fig. 7b . This logic uses a look-ahead FIFO to transmit several additional samples before a leading threshold is crossed, and a count-down register to transmit several samples after a trailing threshold is crossed. Thus, thresholds need not be set perilously close to the noise level. The zero-suppressed data are written to a shared memory for further processing by the microprocessor. The DCU design is complete, and samples have been obtained for testing. The DCU is described more fully in another paper submitted to this conference.8 2. Software Processing The microprocessor is used to further reduce the waveform data. The volume of data per event and the cpu power required to reduce the data, particularly in a multi-hit environment, are prohibitively large for handling by higher level The digitization of the calorimetry data is handled in a fashion very similar to that of the waveform data. The fiberoptic receiver boards are identical to those used in the waveform system, and the FASTBUS CDM also incorporates four channels of DCUs and microprocessors. The acquisition modules for the calorimetry system are expected to fit in two FAST-BUS crates.
Because the receiver module interlaces the data from pairs of fibers which, in the calorimetry case, are not related, demultiplexing logic is placed on the CDM before the DCU. This logic maintains the single serial stream of data, but reorders it to keep data from a single CDU sequential.
The same linearity correction (using a 17-point calibration curve) is made in the DCU as for the WSM. However, a separate "personality" section of the DCU is used to compact the data. As previously discussed, for each channel of the calorimeter four samples are made: a baseline measurement and a peak measurement for each of two gains. For calorimetry data, the DCU performs the gain selection and baseline subtraction, thus Fig. 9 . Signals from the strips are stored digitally on the detector using a system consisting of preamplifier, discriminator, and shift-register latch for each channel. 
EVENT TRIGGER
The principal elements of the trigger system (see Fig. 2 in the detector. This process requires less than 1 msec. The DCTM in the final stages of design. In parallel with the readout and analysis of the DCTM data, the CDMs read the calorimeter data and form the supertower energy subsums. Upon completion of the calorimeter readout (1.2 msec after beam crossing), the supertower energies are read by the trigger processor, combined across CDMs, and, in conjunction with the track information, used to make the trigger decision within approximately 3 msec after the beam crossing. If the trigger decision is negative, the vertex CCDs must be cleared before the next beam crossing; the other detector systems need no resets. If the trigger decision is positive, the beam is supressed (because the yertex detector is continuously "live"), and the full readout of the vertex detector, the waveform sampling systems, and the iron calorimeter strips is initiated.
HIGHER LEVEL PROCESSING
Each of the subsystems includes a single FASTBUS SSP, which serves as overall coordinator and the only FASTBUS master for the subsystem. For event readout (but not for trigger functions) the subsystem SSP acts as an intermediary for communication between the trigger processor and the acquisition modules as well as for communication with the MicroVAX farm. The SSPs are responsible for the readout and formatting of data from the acquisition modules, and, to the extent possible, further processing of the subsystem data (e.g. cluster finding in the calorimeter system).
For each event a single MicroVAX is selected which reads the data from all of the SSPs to form a fully assembled event. The SSPs are capable of communicating with both a crate and cable FASTBUS segment. The event data are read out through the cable segment to minimize FASTBUS contention between the trigger and acquisition crate systems.
The MicroVAX is first used to filter and tag physics events from the predominantly background triggers. At least initially all triggers reaching this stage of processing will be passed to the host processor for logging. Hence the function here is not to reject triggers, but simply to tag physics event candidates for both online and offline analysis, without losing the ability to recover events if the filtering algorithms change. For a fraction of the physics events, a full reconstruction will be performed before the data are passed to the host.
SYSTEM CALIBRATION
Both the calorimetry and waveform sampling devices contain provision for calibration pulsing into the preamplifiers. Active laser trimming of capacitors or resistors on the hybrid circuits allows a charge accurate to approximately 0.1% to be injected into the preamplifiers. A serial shift register system is used to enable the calibration pulses, allowing a completely arbitrary pattern of preamplifiers to be pulsed.
Because each sarmple and hold circuit in the AMUs must be calibrated, a separate system is required to obtain the relative calibration of each of the time buckets of the waveform sampling channels. This is done by varying the bias level to the inputs of the AMUs in order to perform a DC rather than pulsed calibration of all time buckets of the AMUs. 149 The calibration procedure requires a cooperative effort among the acquisition modules, the subsystem SSPs, and the trigger processor. For each subsystem a calibration module controlled by the subsystem SSP is used to set the DACs to the pulsed and/or DC calibration systems and to control the serial enables to the individual channels. Pulsing of the calibration system and initiation of readout is controlled by the trigger processor (communicating with the SSPs) through the timing modules. Calculation of the calibration constants themselves is carried out by the acquisition modules (communicating with the SSPs). A series of calibration points are taken at known DAC values. The acquisition module microprocessors interpolate these data to fixed ADC values, for which the calibration curve of each time bucket is stored in the calibration memory. Because of the large number of buckets which must be calibrated, the parallel processing power provided by the acquisition module microprocessors is crucial in allowing the system to be calibrated in a short period of time.
10. HOST SYSTEM The host processor system is shown schematically in Fig. 10 . The central processor is expected to be a VAX 8800. The responsibilities of the host include: * Logging of event data. * Distribution of event data to consumer processes, resident either in the host or in graphic workstations. * Analysis of event data and accumulation of summary statistics and displays. * Distribution of summary display data to the graphic work- The host processor is coupled by ethernet to a number of VAX graphic workstations used for control and display of the experiment. The workstations contain sufficient cpu power to allow parasitic analysis of event data, e.g. the accumulation of data subject to different cuts from those used in the host processor. The host processor is also capable of emulating the functions of the workstations on graphic terminals, allowing uniform access to the system from remote locations as well as through the workstations.
Monitoring and control of the experimental equipment, (e.g. high voltages, cryogenics) is carried out through MicroVAXes operating from uninterruptible power and interfaced through CAMAC.
